

# Compal Confidential

## Intel MB Schematic Document

2019 OMEN 17.3" Santorini

FPC72 LA-H492PR01

Date : 2018/09/28

Version: v0.1

(Modified&Ref from: 01."DPF50\_LA-F842PR1A\_201800411(PPAV)")  
02.GPU:"DPF50\_LA-F863PR01\_180723(PPAV)"  
03.GPU reference:"EH78F\_LA-G161PR01\_0810")


15.6": FPC54 LA-H481PR(N17)  
17" : FPC72 LA-H491P(N17)  
FPC72 LA-H492P(N18)

15" to 17" different:  
01. Add SSD#2  
02. Combo HP Jack to separated MIC jack  
03. JDIIM2 to STD. revision.  
04. Screw Location  
05. BATT from SMT to DIP  
06. ACIN CONN  
07. GPU Core from 6phase to 4phase

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/09/07	Deciphered Date	2020/09/07	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date:	Friday, September 28, 2018
				Sheet	1 of 100



N18E-G3: TGP: 150 W / TDP: 120 W / Memory TDP: 17 W  
N18E-G3 MAX Q: TGP: 150 W / TDP: 120 W / Memory TDP: 17 W  
N18E-G3 MAX Q: TGP: 150 W / TDP: 120 W / Memory TDP: 17 W  
N18E-G3 MAX Q: TGP: 150 W / TDP: 120 W / Memory TDP: 17 W  
N18E-G3 MAX Q: TGP: 150 W / TDP: 120 W / Memory TDP: 17 W  
N18E-G3 MAX Q: TGP: 150 W / TDP: 120 W / Memory TDP: 17 W





Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID / PCB Revision	Rb	V <sub>AD_BTD_min</sub>	V <sub>AD_BTD_TYP</sub>	V <sub>AD_BTD_Max</sub>	EC AD3
0 -> 0.1	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3B - 0x45
1 -> 0.2	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x46 - 0x54
2 -> 0.3	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64
3 -> 0.4	75K +/- 1%	1.398 V	1.414 V	1.430 V	0x65 - 0x76
4 -> 0.5					
5 -> 0.6					
6 -> 0.7					
7 -> 0.8					
8 -> 0.9					
9 -> 1.0					
10 -> 1.1					
11 -> 1.2					
12 -> 1.3					
13 -> 1.4					
14 -> 1.5					
15 -> 1.6					
16 -> 1.7					
17 -> 1.8					
18 -> 1.9					
19 -> 2.0					

HSIO Port Table(CPU)

HSIO Port	Device	PCIE CLK&CLKREQ	HPD
PEG	DGPU (DIS)	CLK4 & CLKREQ#4	
DDI1	---		
DDI2	---		
DDI3	---		
eDP	---		PCH_EDP_HPDP_R

Power State

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

PCH SMBUS Address Table

PCH_SMBUS Net Name	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
PCH_SMBCLK PCH_SMBDATA	+3V_PCH_PRIM	JDIMM1	0X50	0XA0	0XA1
		JDIMM2	0X52	0XA4	0XA5
		TOUCH PAD			
PCH_SML0CLK PCH_SML0DATA	+3V_PCH_PRIM	NA			
PCH_SML1CLK PCH_SML1DATA	+3V_PCH_PRIM	EC	TBC	TBC	TBC
		GPU	0x4F	0X9E	0X9F

EC SMBUS Address Table

EC_SMBUS Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SMBUS Port1	+3V_SMBUS	BAT	0x16	TBC	TBC
		CHGR	0x09	0x12	0x13
		G-Sensor	0x29	0x52	0x53
SMBUS Port2	+3VL	PCH	TBC		
		GPU	0x4F	0X9E	0X9F
		THERMAL	0x48	0X90	0x91
		PD (Default)	0x38	0X70	0x71
		Type-C MUX	0x10	0X20	0x21
			0x11	0X22	0x23

BOM Structure Table (1/2)

Function	Stuff	Un-Stuff
CFL-H SKU	CFL_H@	
DGPU SKU	DIS@	
VRAM STRAP/3G	3G@	
VRAM STRAP/6G	6G@	
UMA	UMA@	
DIS	DIS@	
eSPI I/F	ESPI@	LPC@
TPM 9665	9665@	@9665@
TPM 9670	9670@	@9670@
CNVI	CNVI@	@CNVI@
EMI Components	EMI@ VGA_FMI@	@EMI@
ESD Components	ESD@	@ESD@
RF Components	RF@	@RF@
XDP	XDP@	
ME Connector	CONN@	
STANDOFF	STD@	
For Signal Test	MP@	
VGA POWER SKU	VGA@	

HSIO Port Table(PCH)

HSIO Port	Capable	USB3.0	PCIE	SATA	Device	PCIE CLK&CLKREQ	NOTE
0	USB3.1_1 Gen1/Gen2	1			USB3.1 Port 1		
1	USB3.1_2 Gen1/Gen2	2			USB3.1 Port 2		
2	USB3.1_3 Gen1/Gen2	3			USB3.1 Port 3		
3	USB3.1_4 Gen1/Gen2	4			USB Type-C Port		TBT
4	USB3.1_5 Gen1	5					
5	USB3.1_6 Gen1	6					
6	USB3.1_7 Gen1	7					
7	USB3.1_8 Gen1	8					
8	HM370 disable						
9	HM370 disable						
10	/ GbE						
11	HM370 disable						
12	HM370 disable						
13	HM370 disable						
14	PCIE_9 / GbE		9				
15	PCIE_10		10				
16	PCIE_11 / SATA_0A		11	0	SSD-1	CLK2 & CLKREQ#2	
17	PCIE_12 / GbE / SATA_1A		12	1			
18	PCIE_13 / GbE / SATA_0B		13	0	HDD		
19	PCIE_14 / SATA_1B		14	1	Ethernet	CLK5 & CLKREQ#5	
20	PCIE_15		15		Card Reader	CLK3 & CLKREQ#3	
21	PCIE_16		16		WLAN	CLK1 & CLKREQ#1	
22	PCIE_17 / SATA_4		17	4			
23	PCIE_18 / SATA_5		18	5	Thunderbolt	CLK0 & CLKREQ#0	
24	PCIE_19		19				
25	PCIE_20		20				
26	PCIE_21		21				
27	PCIE_22		22				
28	PCIE_23		23				
29	PCIE_24		24		SSD-2 or Optane	CLK6 & CLKREQ#6	

USB2.0 Port Table

USB2	Function
1	USB3.1 Port 1
2	USB3.1 Port 2
3	USB3.1 Port 3
4	USB3.1 Type-C Port
5	
6	Camera/IR Camera
7	
8	
9	
10	
11	
12	
13	
14	WLAN+BT Module

GPU IFPx Table

Port	Function
A	mDP
B	--
C	HDMI 2.0
D	eDP
E	DP source to TBT
F	--

I2C Address Table

I2C Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
I2C_0_SCL I2C_0_SDA	+3V_PCH_PRIM				
I2C_1_SCL I2C_1_SDA	+3VS				

Voltage Rails






Power Plane	Description	S0	S0ix	S3	S4/S5	DS3
VIN	Adapter power supply	N/A	N/A	N/A	N/A	N/A
BATT+	Battery power supply	N/A	N/A	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit	N/A	N/A	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF	OFF	OFF
+VCC_SA	System Agent voltage Supply	ON	OFF	OFF	OFF	OFF
+VCC_GT+VCC_GTX	Sliced graphics power rail	ON	OFF	OFF	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF	OFF	OFF
+VCC_EOPIO+VCC_EDRAM	Processor EOPIO/EDRAM supply	ON	OFF	OFF	OFF	OFF
+1.05VALW	System +1.0V power rail	ON	ON	ON	ON*	OFF
+0.95VS_VCCIO	+1.0VS IO power rail	ON	ON	OFF	OFF	OFF
+1.05V_VCCMPHY	+1.0V power for PCH MODPHY rails	ON/OFF/ON/OFF	ON/OFF	ON/OFF	ON/OFF	OFF
+0.95VS_DGPU	+0.95VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+1.2V_VDDQ	DDR4 +1.2V power rail	ON	ON	ON	OFF	ON
+1.5VS_MEM GFX	+1.5VS power rail for GPU/VRAM	ON	OFF	OFF	OFF	OFF
+1.8VALW	System +1.8V power rail	ON	ON	ON	ON*	OFF
+1.8VS	System +1.8VS power rail	ON	ON	OFF	OFF	OFF
+1.8VGS	+1.8VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+2.5V	DDR4 +2.5Vpp power rail	ON	ON	ON	OFF	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON	ON*	ON
+3VALW	+3VALW power for PCH suspend rails	ON	ON	ON	ON*	ON
+3VALW_DSW	+3VALW power for PCH DSW rails	ON	ON	ON	ON*	ON
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON	ON	ON
+3VS	System +3VS power rail	ON	ON	OFF	OFF	OFF
+3VGS	+3VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+5VALW	System +5VALW power rail	ON	ON	ON	ON*	ON
+5VS	System +5VS power rail	ON	ON	OFF	OFF	OFF
+3VL_RTC	RTC power	ON	ON	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF

Load BOM Option Table

BOM Number	Load BOM Option
431AAN32L01	3G@/XDP@/N17E_G1@/MP@/LPC@/DIS@/CNVI@/QNCT@/PCH@/DAX@/EMI@/ESD@/S3G@/H3G@
431AAN32L02	3G@/XDP@/N17E_G1@/MP@/LPC@/DIS@/CNVI@/QNVH@/PCH@/DAX@/EMI@/ESD@/S3G@/H3G@








G3-&gt;S0


S0-&gt;S3

S3-&gt;S0

S0-&gt;S5







OMEN: TR DDI input from GPU for DP v1.4


OMEN eDP Output from GPU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	CFL-H(1/8)DDI/eDP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	6 of 100



# CHANNEL-A

## Interleaved Memory



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	CFL-H(2/8)DIMMA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	7 of 100



## CFL-H



**Compal Electronics, Inc.**

**CFL-H(3/8)DIMMB**

**FPC54 LA-H482P**


Date: Friday, September 28, 2018 Sheet 8 of 100




Compal

To DGPU  
PEG Lane Reversed



+0.95VS\_VCCIO




from PCH DMI[0:3]: RX



CFL-H



CFL-H\_BGA1440



to PCH DMI[0:3]: TX


To DGPU  
PEG Lane Reversed

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>							
Issued Date		2017/07/24		Deciphered Date		2018/08/24		Title		<b>CFL-H(4/8)PEG</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size		Document Number		Rev			
						FPC54 LA-H482P		v0.1			
Date:		Friday, September 28, 2018		Sheet		9		of		100	













Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	CFL-H(6/8)VCC CORE/GT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	FPC54 LA-H482P	Rev	0.1
Date:	Friday, September 28, 2018	Sheet	11	of	100





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	CFL-H(7/8)VCCSA/VCCIO/VDDQ
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	12 of 100







from/to CPU DMI[0:3]:RX/TX

Flex I/O Lane	HM370		
0	USB3.1 Gen1/Gen2	22	PCIe*, SATA 4
1	USB3.1 Gen1/Gen2	23	PCIe*, SATA 5
2	USB3.1 Gen1/Gen2	24	PCIe*
3	USB3.1 Gen1/Gen2	25	PCIe*
4	USB3.1 Gen1	26	PCIe*
5	USB3.1 Gen1	27	PCIe*
6	USB3.1 Gen1	28	PCIe*
7	USB3.1 Gen1	29	PCIe*
8	N/A		
9	N/A		
10	GBE		PCIe Port 5
11	N/A		
12	N/A		
13	N/A		
14	PCIe*, GBE		
15	PCIe*		
16	PCIe*, SATA 0A		
17	PCIe*, GBE, SATA 1A		
18	PCIe*, GBE, SATA 0B		
19	PCIe*, SATA 1B		
20	PCIe*		
21	PCIe*		

571182-CN-L-PCH-H-EDS-Rev2p2 P.198

Figure 26-1. Supported PCI Express\* Link Configurations

PCH-H Details																									PCIe* Controller #1		PCIe* Controller #2		PCIe* Controller #3		PCIe* Controller #4		PCIe* Controller #5		PCIe* Controller #6																																																														
Flex I/O Lane #																									6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29																																																	
PCIe* Lane #																									1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24																																																	
HM370	1x4									RP 9				SSD1				RP 13				SSD2				RP 17				TR				RP 21																																																															
	1x4 LR									RP 9				RP 13				RP 17								RP 21																																																																							
	2x2									RP 9				RP 11				RP 13				RP 15				RP 17				RP 19				RP 21				RP 23																																																											
	1x2+2x1									RP 9				RP 11				RP 12				RP 13				RP 15				RP 16				RP 17				RP 19				RP 20				RP 21				RP 23		RP 24																																													
	2x1+1x2									RP 12				RP 11				RP 9				RP 16				RP 15				RP 13				RP 20				RP 19				RP 17				RP 24				RP 23				RP 21																																											
HM375	4x1									RP 9				RP 10				RP 11				RP 12				RP 13				RP 14				RP 15				RP 16				RP 17				RP 18				RP 19				RP 20				RP 21				RP 23		RP 24																																	
	1x4									RP 5				RP 9				RP 13				RP 17				RP 19				RP 21				RP 23																																																															
	1x4 LR									RP 5				RP 9				RP 13				RP 17				RP 19				RP 21				RP 23																																																															
	2x2									RP 5				RP 7				RP 9				RP 11				RP 13				RP 15				RP 17				RP 19				RP 21				RP 23																																																			
	1x2+2x1									RP 5				RP 7				RP 9				RP 11				RP 12				RP 13				RP 15				RP 16				RP 17				RP 19				RP 20				RP 21				RP 23		RP 24																																					
QM370	2x1+1x2									RP 8				RP 7				RP 5				RP 12				RP 11				RP 9				RP 16				RP 15				RP 13				RP 20				RP 19				RP 17				RP 24				RP 23				RP 21																															
	4x1									RP 5				RP 6				RP 7				RP 8				RP 9				RP 10				RP 11				RP 12				RP 13				RP 14				RP 15				RP 16				RP 17				RP 18				RP 19				RP 20				RP 21				RP 23		RP 24																	
	1x4									RP 1				RP 5				RP 9				RP 13				RP 17				RP 19				RP 21				RP 23																																																											
	1x4 LR									RP 1				RP 5				RP 9				RP 13				RP 17				RP 19				RP 21				RP 23																																																											
	2x2									RP 1				RP 3				RP 5				RP 7				RP 9				RP 11				RP 13				RP 15				RP 17				RP 19				RP 21				RP 23																																											
QM375	1x2+2x1									RP 1				RP 3				RP 5				RP 7				RP 9				RP 11				RP 13				RP 15				RP 17				RP 19				RP 21				RP 23		RP 24																																									
	2x1+1x2									RP 8				RP 7				RP 5				RP 12				RP 11				RP 9				RP 16				RP 15				RP 13				RP 20				RP 19				RP 17				RP 24				RP 23				RP 21																															
	4x1									RP 5				RP 6				RP 7				RP 8				RP 9				RP 10				RP 11				RP 12				RP 13				RP 14				RP 15				RP 16				RP 17				RP 18				RP 19				RP 20				RP 21				RP 23		RP 24																	
	1x4									RP 1				RP 5				RP 9				RP 13				RP 17				RP 19				RP 21				RP 23																																																											
	1x4 LR									RP 1				RP 5				RP 9				RP 13				RP 17				RP 19				RP 21				RP 23																																																											
CM246	2x2									RP 1				RP 3				RP 5				RP 7				RP 9				RP 11				RP 13				RP 15				RP 17				RP 19				RP 21				RP 23																																											
	1x2+2x1									RP 1				RP 3				RP 5				RP 7				RP 9				RP 11				RP 12				RP 13				RP 15				RP 16				RP 17				RP 19				RP 20				RP 21				RP 23		RP 24																													
	2x1+1x2									RP 4				RP 3				RP 1				RP 8				RP 7				RP 5				RP 12				RP 11				RP 9				RP 16				RP 15				RP 13				RP 20				RP 19				RP 17				RP 24				RP 23				RP 21																			
	4x1									RP 1				RP 2				RP 3				RP 4				RP 5				RP 6				RP 7				RP 8				RP 9				RP 10				RP 11				RP 12				RP 13				RP 14				RP 15				RP 16				RP 17				RP 18				RP 19				RP 20				RP 21				RP 23		RP 24	
	1x4									RP 1				RP 3				RP 5				RP 7				RP 9				RP 11				RP 13				RP 15				RP 17				RP 19				RP 21				RP 23		RP 24																																									

Security Classification

Compal Secret Data

Issued Date

2017/07/24

Deciphered Date

2018/08/24

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

PCH(1/8)DMI/PCIe/USB2

Title  
Size  
Custom  
Date

Document Number  
FPC54 LA-H482P

Rev  
0.1  
Sheet 14 of 100











































Security Classification	Compal Secret Data			Title	Com
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Size	PCIE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customs	FPC
				Exam	Friday



FOR Jefferson Peak RESET pin is glitch free, it is recommended that a pull-down resistor of 75K ohm on GPP\_D5(CNV\_RF\_RESET#)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2017/07/24	Deciphered Date	2018/08/24	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.					
Title		PCH(5/8)PMU/HDA/SMBUS			
Size		Document Number			
Custom		FPC54 LA-H482P			
Date:		Friday, September 28, 2018		Sheet 18 of 100	









GPIO Group	Voltage
GPFA	LPC: 3.3V eSPI: 1.8V *
GPFB	3.3V
GPFC	1.8V for 80C_DMIC 3.3V for TR_DMIC *
GPFD	3.3V
GPFE	3.3V
GPFG	3.3V
GPFH	3.3V
GPFI	3.3V Only
GPFJ	1.8V Only
GPDK	3.3V Only

Security Classification

Issued Date

2017/07/24

Deciphered Date

Compal Secret Data

2018/08/24

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

PCH(7/8)Power

Document Number

FPC54 LA-H482P

Date

Friday, September 28, 2018

Sheet

20




of

100


Rev

v0.1












# CHANNEL-A

REVERSE TYPE

(4 mm)

## Interleaved Memory



TOP: JDIMM1 CONN Non-ECC DIMM




SPD ADDRESS FOR CHANNEL A :  
WRITE ADDRESS: 0XA0  
READ ADDRESS: 0XA1  
SA0 = 0; SA1 = 0; SA2 = 0.  
DDR4 POR OPERATING SPEED: 1867 MT/S  
STRETCH GOAL IS 2133 MT/S

Layout Note:  
Place near JDIMM1.257,259









Layout Note:  
Place near JDIMM1.258




Layout Note:  
PLACE THE CAP near JDIMM1. 164



Layout Note:  
Place near JDIMM1



For ECC DIMM



DIMM Side

CPU Side

VREF traces should be at least 20 mils wide with 20 mils spacing to other signals

Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/07/24	Deciphered Date	2018/08/24			Title	DDRIV_CHA: DIMM0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number	
						Date	FPC54 LA-H482P	
						Sheet	23	of 100








## Interleaved Memory

TOP: J4DIMM2 CONN Non-ECC DIMM




```
SPD ADDRESS FOR CHANNEL B :
WRITE ADDRESS: 0XA4
READ ADDRESS: 0XA3
SA0 = 0; SA1 = 1; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S
```




Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b> 		
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	<b>DDRIV CHB: DIMMO</b> 	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION IS NOT TO BE DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					<b>FP7C2 LA-H492P</b>	<b>v0.1</b>
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Friday, September 28, 2018	Sheet 24 of 100






```
0,52,58,66,67,68,71> PLT_RST#
```














Confidential
















DG-08780-001\_v02

Strap Pins <small>See Note</small>			Functions Selected by This Strapping			
STRAPS	STRAP4	STRAP3	SMB_ALERT_ADDR	DEVID_SEL	PCI_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	H	0	0	1	1
H	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	0
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	M	M	1	0	0	0
L	M	L	1	0	0	1
M	M	H	1	0	1	0

```
DEVID_SEL:
0: Normal Panel
1:G-SYNC Panel

VGA_DEVICE:
0: No Display out
1:GPU Display out=1
```





Figure 13.3 Serial ROM Connectors



**Raptor: change to follow 2018 VX SJ10000UI00**  
**P/N: SJ10000UI00 (S CRYSTAL 27MHZ 10PF XRCGB27M000F2P18R0)**

[illegible]

Note: GPU Discrete or Hybrid impact Strap3~Strap5 design

Table 1. N18E-G3 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.25V and 1.35V <sup>2</sup>	Samsung	K4Z803258C-HC14	C-die	0x0	14 Gbps	N/A	Full	Production candidate

Table 2. N18E-G2/G1 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8Gb	2Chx256Mx16	1.25V and 1.35V <sup>2</sup>	Micron	MT61K1256M32JE-14A	A-die	0x1	14 Gbps	II/A	Full	Production candidate
			Samsung	K4Z803258C-HC14	C-die	0x0	14 Gbps	II/A	Full	Production candidate

Table 3. H18E-G0 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBD/Q/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2C8K256Mx16	1.25V and 1.35V <sup>1</sup>	MT	MT61K1256M32JE-14A	A-die	0x1	14 Gbps	N/A	Full	Production candidate
			Samsung	K4Z80325BC-HC14	C-die	0x0	14 Gbps	N/A	Full	Production candidate


Field	Bit	Reset	Write	Read	Field Description
RAMCFG0	0	0	1	1	RAMCFG0
RAMCFG1	1	0	1	1	RAMCFG1
RAMCFG2	2	0	1	1	RAMCFG2
RAMCFG3	3	0	1	1	RAMCFG3
RAMCFG4	4	0	1	1	RAMCFG4
RAMCFG5	5	0	1	1	RAMCFG5
RAMCFG6	6	0	1	1	RAMCFG6
RAMCFG7	7	0	1	1	RAMCFG7
RAMCFG8	8	0	1	1	RAMCFG8
RAMCFG9	9	0	1	1	RAMCFG9
RAMCFG10	10	0	1	1	RAMCFG10
RAMCFG11	11	0	1	1	RAMCFG11
RAMCFG12	12	0	1	1	RAMCFG12
RAMCFG13	13	0	1	1	RAMCFG13
RAMCFG14	14	0	1	1	RAMCFG14
RAMCFG15	15	0	1	1	RAMCFG15
RAMCFG16	16	0	1	1	RAMCFG16
RAMCFG17	17	0	1	1	RAMCFG17
RAMCFG18	18	0	1	1	RAMCFG18
RAMCFG19	19	0	1	1	RAMCFG19
RAMCFG20	20	0	1	1	RAMCFG20
RAMCFG21	21	0	1	1	RAMCFG21
RAMCFG22	22	0	1	1	RAMCFG22
RAMCFG23	23	0	1	1	RAMCFG23
RAMCFG24	24	0	1	1	RAMCFG24
RAMCFG25	25	0	1	1	RAMCFG25
RAMCFG26	26	0	1	1	RAMCFG26
RAMCFG27	27	0	1	1	RAMCFG27
RAMCFG28	28	0	1	1	RAMCFG28
RAMCFG29	29	0	1	1	RAMCFG29
RAMCFG30	30	0	1	1	RAMCFG30
RAMCFG31	31	0	1	1	RAMCFG31

Strap Strap <sup>1</sup> Strap <sup>2</sup>			BAMF6 Setting Number
L	L	H	0 (#0000)
L	L	L	1 (#0001)
L	H	L	2 (#0002)
L	H	H	3 (#0003)
H	L	L	4 (#0004)
H	L	H	5 (#0005)
H	H	L	6 (#0006)
H	H	H	7 (#0007)
L	L	M	8 (#0008)
L	M	L	9 (#0009)
L	M	H	10 (#000A)
L	H	M	11 (#000B)
M	L	L	12 (#000C)
M	L	H	13 (#000D)
M	H	L	14 (#000E)
M	H	H	15 (#000F)
H	L	M	16 (#0010)
H	M	L	17 (#0011)
H	M	H	18 (#0012)
H	H	M	19 (#0013)
L	M	M	20 (#0014)
M	L	M	21 (#0015)
M	M	L	22 (#0016)
M	M	H	23 (#0017)
H	M	M	24 (#0018)
M	M	M	25 (#0019)
H	M	M	26 (#001A)

\*DVS is required. WCK: TBD




Pull down NVHS\_DVDD, NVHS\_CVDD, NVHS\_HVDD, NVHS\_PLL\_HVDD rails to GND with 10K Resistor



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-G3(8/8) NVLINK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, September 28, 2018
				Sheet	32 of 100
				Rev	0.1
				Ext Refclk_SLI	






1\_A#1



Security Classification	Compel Secret Data		Tm		Compel Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/11/31	NISE-GDDR6 A		
THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS DRAWING MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT PERMISSION IN WRITING FROM COMPAL ELECTRONICS, INC. ANY REPRODUCTION OR TRANSMISSION OF THIS DRAWING WITHOUT PERMISSION IN WRITING FROM COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT PERMISSION IN WRITING FROM COMPAL ELECTRONICS, INC.				Doc Number		Rev
				E7H57 M/B L-A-G161 P01		01
				Date	17/09/28	10/01
				Page	33	of 103



**3\_B#1**










## 5 C#





## 7\_D#1



GB46-256	GPU FB Channel 0 (Data Bits [31:0]) [Bytes 0.1,2,3 ]	GB46-256	GPU FB Channel 1 (Data Bits [63:32]) [Bytes 4.5,6,7 ]
FbX_CHD14	Bytes 0.1: CA7_A Bytes 2.3: CA7_B	FbX_CHD30	Bytes 4.5: CA6_A Bytes 6.7: CA6_B
FbX_CHD15	Bytes 0.1: CA8_A Bytes 2.3: CA8_B	FbX_CHD31	Bytes 4.5: CA7_A Bytes 6.7: CA7_B
FbX_CHD32	Bytes 0.1: CA3_A Bytes 2.3: -----	FbX_CHD33	Bytes 4.5: ----- Bytes 6.7: CA3_B
GB46-256	GPU FB Channel 0 B 1		
FbX_CHD14		DEBU0 <sup>3</sup>	
FbX_CHD35		DEBU5 <sup>1</sup>	


Note:

1. GPU debug pins; not connected to DRAM.
2. Bytes 0.1 correspond to DRAM Channel A; Bytes 2.3 correspond to DRAM Channel B.
3. Bytes 4.5 correspond to DRAM Channel A; Bytes 6.7 correspond to DRAM Channel B.




No Reserved NV Sequence IC: SILEGO GreenPAK  
SA0000B9H00, S IC SLG4U41989VTR STQFN 20P LOGIC SOC

### +3VS/+3VSDGPU



### +1.8VALW to +1.8VSDGPU\_AON & +1.8VSDGPU\_MAIN





### 1.8VSDGPU\_EN\_FGC6

### For Power down sequence

### +3VSD\_GPU discharge if need

### 3VSDGPU\_EN\_GC6



### DG-08780-001\_v02

Figure 5.5 Example of Power Sequencing (GPU rails shown)






Figure 5.6 Power-Up Sequence



### DG-08780-001\_v02

Figure 5.7 Power-Down Sequence





















# 0 = GPIO mode (I2C disabled)

I2C Programming or pin strap programming select.  
I2C is only disable when this pin is 0  
0 : Pin Strap(I2C disable)(Default)  
R : TI test mode(I2C enable at 3.3V)  
F : I2C enabled at 1.8V  
1 : I2C enabled at 3.3V



Copy from "EH78F\_LA-G161P01\_0810\_P.41"



OE#	S	INPUT/OUTPUT A	Function
L	L	B1	A=B1 (0:DP)
L	H	B2	A=B2 (1:HDMI)
H	X	Z	NC

0921 change source to +3VALW, CTRL to SUSP#

Security Classification	2017/11/23	Compal Secret Data	2018/08/01
Issued Date	2017/11/23	Deciphered Date	2018/08/01
This sheet of engineering drawing is the proprietary property of Compal Electronics, Inc. and contains confidential and trade secret information. This sheet may not be transferred from the custody of the competent division of R&D Department except as authorized by Compal Electronics, Inc. Neither this sheet nor the information it contains may be used by or disclosed to any third party without prior written consent of Compal Electronics, Inc.			
<div> <div>Compal Electronics, Inc.</div> <div>mDP redriver(TUSB546)</div> <div>FPC54 LA-H482P</div> <div>Friday, September 28, 2018</div> </div> <div> <div>Sheet</div> <div>39</div> <div>of</div> <div>100</div> </div>			







Compal

Confidential for

Review

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	41 of 100



Copyright

1012 check Ti if need

0 = GPIO mode (I2C disabled)


I2C EN\_TBT  
RT8441  
RT8461  
TBT@  
I2C Programming or pin strap programming select.  
I2C is only disable when this pin is '0'  
0 : Pin Strap(I2C disable)(Default)  
R : TI test mode(I2C enable at 3.3V)  
F : I2C enabled at 1.8V  
1 : I2C enabled at 3.3V

bit[2]H:1

bit[1]L:0



bit[1]L:0

Copy from "EH78F\_LA-G161PR01\_0810\_P.42"



from GPU(IFP#E)

to TR sink port#1








UT11 660mW : 4 Lane DP Output 6.7Gbps  
CTL1 = H; CTL0 = L

DP only

Set to "4 Lane DP-No Flip

DP only



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TBT DP redriver	
Size	Document Number	Date		Rev	
Custom	FPC54 LA-H482P	Friday, September 28, 2018		v0.1	
Sheet		42		of	
42		of		100	



TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	43 of 100



TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	44 of 100



TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	45 of 100



TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	46 of 100




TBD: Empty Page


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	47 of 100










Security Classification		Compal Secret Data		 <b>Compal Electronics, Inc.</b>	
Issued Date	2017/06/26	Deciphered Date	2018/06/26	Title	<b>P05-Thunderbolt Titanrid (2/2)</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THE INFORMATION ON THIS SHEET MAY NOT BE TRANSFERRED FROM THE COMPANY TO THE COMPETITOR WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	<b>FP054 LA-H482P</b> Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	49 of 109





**Table 8. iFC Default Unique Address I2C2 - Port 1**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	1	1	0	0	0	R/W

Note 1: Any bit is maskable for each port independently, providing firmware override of the iFC address.

**Table 9. iFC Default Unique Address I2C2 - Port 2**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	1	1	0	0	0	R/W

Note 1: Any bit is maskable for each port independently, providing firmware override of the iFC address.

**Table 7. iFC Default Unique Address I2C1 - Port 2**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	0	0	1	0	0	R/W

Note 1: Any bit is maskable for each port independently providing firmware override of the iFC address.


Figure 37. iFC Address Divider

Table 10 lists the external divider needed to set bits [3:1] of the iFC Unique Address.

**Table 10. iFC Address Selection**

DIV = R2/(R1+R2) <sup>(1)</sup>		iFC UNIQUE ADDRESS [3:1]	
DIV_min	DIV_max	I2C_ADDR_DECODE_C1	I2C_ADDR_DECODE_C2
0.00	0.18	000b	100b
0.20	0.38	001b	101b
0.40	0.58	010b	110b
0.60	1.00	011b	111b

(1) External resistor tolerance of 1% is required. Resistor values should be chosen to yield a DIV value centered nominally between listed MIN and MAX values.





+LAN\_VDD\_3V3 Rising time (10~90%)  
need>0.5mS and <100mS

CL8, CL23 close LL2.  
CL26 close UL1 Pin 3.  
CL12 close UL1 Pin 8.  
CL13 - CL15 close UL1 Pin 22.  
CL11, CL27 close UL1 Pin 30.

CL9, CL20 close to UL1 Pin 11  
CL5 & CL19 close to UL1: Pin 32

Note: CL19/CL20 are reserved for surge test

#### SP050005L00 Footprint

11/22 使用SP050006B10


Main Source : SCA00004300  
2nd Source : SCA00000T00  
3rd Source : SC600001600


Main Source : SC300006000  
2nd Source : SC300001G00  
3rd Source : SC300003S00

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN 8151/8166 CR RTS5238
Document Number				Size
FPC54 LA-H482P				Rev
Date: Friday, September 28, 2018				Sheet 51 of 100



## WLAN KEY-E



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> 	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	<b>WLAN-BT</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number <b>FPC54 LA-H482P</b>
				Date:	Friday, September 28, 2018           Sheet         52 of 100           Rev         v0.1



Compal

Confidential for

Review

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	53 of 100



TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	54 of 100





TBD: Empty Page


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	55 of 100



Copy from EPS30\_LA-F803PR03\_KBL-Y\_0608B




**Headphone Jack Type**  
Audio Jack must be plastic without conductive coatings (no chrome).  
**Individual Audio Jack for Headphone & Microphone**  
Audio Jack pin configuration:  
Combo Jack (Headset / Headphone compatible).  
Tip = Left.  
1st ring = Right.  
2nd ring = Ground.  
Sleeve = Mono microphone.  
**Microphone Jack (Milos/Santorini Only)**  
Tip = Left.  
Ring = Right.  
Sleeve = Ground.











Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2017/07/24	Deciphered Date	2018/08/24	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					EC ENE-KB9022		
					Size	Document Number	Rev
					Custom	FFC54 LA-H482P	v.01
					Date:	Friday, September 28, 2018	Sheet





COMPAL


+3VALW\_EC <25,58,82>  
+5VS <37,38,39,40,56,63,67,78,96>

### OMEN New ESB CLK&DAT for Extend I/O


Some EC GPIO maybe change to extend IO control:TBD



Some EC GPIO maybe change to extend IO control:TBD



- 1. USB\_CTL1(GPIO4B Pin84),
- 2. USB\_CTL2(GPIO3F Pin72),
- 3. USB\_CTL3(GPIO1D Pin38),
- 4. USB\_CHARGE\_EN(GPIO1A Pin36),
- 5. GPU\_OVERT#(GPIO0D Pin19) => DPF50 NO USE
- 6. LAN\_PWR\_EN(GPIO4D Pin66),
- 7. WL\_PWR\_EN\_EC#(GPIO61 Pin98),
- 8. DCHG\_I(GPIO40 Pin73) => DPF50 NO USE
- 9. USB\_ON#(GPIO37 Pin121),
- 10. LED : 5 Pin.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	Extend I/O
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	59 of 100



TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	60 of 100











## SMBus+I2C

Security Classification	Compal Secret Data		Title	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED THEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			<p>KB/TP</p> <p>Size Document Number</p> <p>Custm FPC54 LA-H482P</p> <p>Date: Friday, September 28, 2018</p>	
			Sheet	63 of 100



TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	64 of 100



Compal

Confidential for


Review

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	65 of 100




# TPM2.0





# ACCELEROMETER ST Micro HP2DC

Table 12. SAD+Read/Write patterns

Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	010100	0	1	01010001 (51h)
Write	010100	0	0	01010000 (50h)
Read	010100	1	1	01010011 (53h)
Write	010100	1	0	01010010 (52h)





# CPU THERMAL SENSOR




Security Classification	Compal Secret Data		Title	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TPM&Thermal&G-sensor
Document Number	FPC54 LA-H482P		Rev	v0.1
Date:	Friday, September 28, 2018	Sheet	66	of 100



# M.2 SSD:1



# 2.5" SATA HDD




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	M.2 SSD/HDD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Rev	v0.1
				Date	Friday, September 28, 2018
				Sheet	67 of 100



# M.2 SSD:2

## Only support PCIe & Optane



### 36.3.2.4 AC Capacitor General Guidelines for M.2 SSD Storage Routing on SATA / PCI Express\* Multiplexed Ports


The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/PCIe\* multiplexed ports.

**Note:** When SATA and PCIe\* are muxed, always route according to SATA design guidelines. SATA does not support signal polarity reversal and does not support lane reversal.

39	GND	Return Current Path	40	GND	Return Current Path
41	TXP	Transmitter Differential Signal Pair	42	TXN	Transmitter Differential Signal Pair
43	TXP	Transmitter Differential Signal Pair	44	TXN	Transmitter Differential Signal Pair
45	GND	Return Current Path	46	GND	Return Current Path
47	RXP	Receiver Differential Signal Pair	48	RXP	Receiver Differential Signal Pair
49	RXP	Receiver Differential Signal Pair	50	RXP	Receiver Differential Signal Pair
51	GND	Return Current Path	52	GND	Return Current Path

39	GND	PCIE/MVMe_DD90000NU90_MZVLW1T0HMLH-000H1 F73H1Q 0FH	42	N/C	
41	PETn0	PCIe TX	44	N/C	
43	PETn0	PCIe TX	46	N/C	
45	GND	Return current path	48	N/C	
47	PERn0	PCIe Rx	50	PERST#	
49	PERn0	PCIe Rx	52	CLKREQ#	
51	GND	Return current path			

### HSIO Lane Assignments – Cannon Lake PCH-H



- Added 4 new PCIe 3.0 lanes versus KBL-H platform.
- GbE LAN removed from lane 10 and SATA P0/P1 option moved from lanes 15/16 to 19/20 to better balance PHY clocking.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/09/07	Deciphered Date	2020/09/07	Title	M.2 SSD/HDD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Rev	V0.1
				Date:	Friday, September 28, 2018
				Sheet	68 of 100



TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	69 of 100



Compal

Confidential for

Review

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	70 of 100










TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	72 of 100







USB2.0/USB3.0 port 1




2018-03-01:  
Del reserved EMI part on MV for DFB request  
R547, R548





USB2.0 Choke Part:  
Main: SM070005U00, S COM F1, MURATA  
DLM0NSN900HY2D(MURATA)  
2nd: SM070004X00, S COM F1, PANASONIC  
EXC14CE900(PANASONIC)




2018-03-01:  
Del reserved EMI part on MV for DFB request  
R549, R550




USB2.0 Choke Part:  
Main: SM070005U00, S COM F1, MURATA  
DLM0NSN900HY2D(MURATA)  
2nd: SM070004X00, S COM F1, PANASONIC  
EXC14CE900(PANASONIC)



USB3.0 ESD Part:  
Main: SC300001Y00, S DIO(BR) AZ1045-04F R7G DFN2510P10E  
ESD(MA22NG)  
2nd: SC300003Z00, S DIO(BR) PUSB3P96 DFN2510A-10 ESD(NXP)  
3rd: SC300005N00, S DIO(BR) LQ25V0NA-4C SLP2510P(LITE ON)



USB2.0/USB3.0 port 2



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title	USB 3.0/2.0 conn	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev	
				Custom	v0.1	
				FPC54 LA-H482P		
				Date:	Friday, September 28, 2018	Sheet 73 of 100



TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	74 of 100



TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	75 of 100



TBD: Empty Page



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	76 of 100




Confidential

Confidential


- +3V\_LID <20.58,63.83>
- +3VL <20.50,58.63,68,71,78,83,84,85>
- +5VALW <25.37,38.50,56,62,71,73,78,85,86,88,89,92,93,94,97,98>
- +12VS <97>
- +3VS <10,15,16,17,18,19,22,23,24,25,37,38,40,42,48,49,51,56,57,58,66,67,68,71,78,88,92,94,95>




FAN1 conn




FAN2 conn



Screw Hole



CPU/GPU bracket



Fiducial Mark







Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	IO CON	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number FPC54 LA-H482P
Date: Friday, September 28, 2018					Rev v0.1
Sheet 77 of 100					




COMPAL

CONFIDENTIAL

REVIEW



- +3VALW <14.18,20.39,48,49,50,51,52,58,63,66,71,85,86,87,91,92,94,95>
- +5VALW <25.37,38,50,56,62,71,73,77,85,86,88,89,92,93,94,97,98>
- +3VS <10,15,16,17,18,19,22,23,24,25,37,38,40,42,48,49,51,56,57,58,66,67,68,71,77,88,92,94,95>
- +5VS <37,38,39,40,56,59,63,67,96>
- +1.05VALW <20.87>
- +1.8VALW <20.37,87.92>
- +1.05V\_VCCSTU <12>
- +1.8VS <25.56,57>
- +3V\_PCH\_PRIM <14,15,16,18,19,20,67,68,87>
- +3VL <20,50,58,63,66,71,77,83,84,85>
- +3V\_SMBUS <58>
- +1.05VS\_VCCSTG <10,12>
- +1.2V\_VDDQ\_CPU <12>



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC INTERFACE	
				Size	Document Number
				FPC54 LA-H482P	
				Date	Friday, September 28, 2018
				Sheet	78 of 100



TBD: Empty Page


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	79 of 100




TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	80 of 100










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	DC Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, September 28, 2018
				Sheet	82 of 100




COMPAL SECRET DATA



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	BATT Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, September 28, 2018
				Sheet	83 of 100
				Rev	0.1
























Security Classification		Compal Secret Data		Title	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	 <b>Compal Electronics, Inc.</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC., AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED TO THE COMPETITIVE DIVISION OF THE COMPETITIVE DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>VCORE</b>	
Size	Document Number			Rev	
Custom				0.1	
Date:	Friday, September 28, 2018			Sheet	88 of 100








HA2 1A  
220u \* 1  
22u \* 19  
1u \* 24  
H62 1A  
330u \* 1  
22u \* 19  
1u \* 24  
H82 1A  
330u \* 2  
22u \* 19  
1u \* 48  
10u \* 42

GT  
330u \* 2  
22u \* 18  
1u \* 12

SA  
22u \* 10  
1u \* 1



Security Classification		Compal Secret Data		Title	
Issued Date	2018/7/21	Decrypted Date	2020/09/24	Document Number	VCORE Decoupling
THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date	Friday, September 28, 2018	Issue	90	Rev	0.1








Compal

Review

Config	
Vmin	
Vmax	
Vboot	
R1	6.19K
R2	20.5K
R3	4.32K
R4	16.5K
R5	309
C	4.7n



Security Classification	Compal Secret Data	Title	
Issued Date	2018/12/1	Deciphered Date	2020/08/24
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		VGA CORE	
Size		Document Number	Rev 0.1
Date: Friday, September 28, 2018		Sheet	92 of 100















Security Classification		Compal Secret Data		Title	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	+1.0VSDGPUP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Rev 0.1
				Date: Friday, September 28, 2018	Sheet 95 of 100






Security Classification		Compal Secret Data		Title	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	+3V IRCAMP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				B	0.1
Date: Friday, September 28, 2018				Sheet	96 of 100



COMPAL ELECTRONICS, INC. CONFIDENTIAL FOR REVIEW



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>					
Issued Date		2018/12/1		Deciphered Date		2020/08/24			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			+12VS		
				Size		Document Number		Rev	
				Custom				0.1	
				Date:		Friday, September 28, 2018		Sheet 97 of 100	







Compal  
Confidential for  
PIR  
Review

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 0.1
				Date: Friday, September 28, 2018	Sheet 99 of 100	



Compal  
Confidential for  
Review

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title Reserve for PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Date: Friday, September 28, 2018	Sheet 100 of 100
				Rev 0.1	